hubFS: THE place for F#

. . . are you on The Hub?
Welcome to hubFS: THE place for F# Sign in | Join | Help
in Search

Heart of Sharpness (The MSR F# Team's blog at The Hub)

Posted by Andyman: HDFS - Hardware design using F#

View the complete topic at: http://cs.hubfs.net/forums/thread/1202.aspx

Posted By: Andyman in Applications of F#
Subject: HDFS - Hardware design using F#
__________________________________


HDFS is a library written in F# which allows hardware to be designed, simulated and then implemented (using standard design flows via Verilog or VHDL) in FPGA's or ASIC's.

http://www.evilkid.pwp.blueyonder.co.uk/

  • Digital logic circuit design in F#
  • Structural and behavioural design styles
  • VHDL and Verilog netlist generation
  • Memory inference
  • Instantiation of external HDL models
  • Integrated simulator
  • Verilog co-simulation (Modelsim only at the moment)
  • C, C++ and C# simulation generation
  • Integrated waveform viewer
  • Resource reporting
  • Tree based hierarchy viewer
  • Small, but growing, library of utility circuits and functions

The library is based upon a project called HDCaml, authored by Tom Hawkins.  For more information on HDCaml see:

http://www.confluent.org/wiki/doku.php


Published Thursday, December 07, 2006 6:07 PM by dsyme

Comments

 

Andyman said:

HDFS has a new version (0.2) and a new home:

   *   http://code.google.com/p/hdfs/
   *   http://groups.google.com/group/hdfsharp

March 23, 2007 7:42 AM
Anonymous comments are disabled

This Blog

Post Calendar

<December 2006>
SuMoTuWeThFrSa
262728293012
3456789
10111213141516
17181920212223
24252627282930
31123456

Syndication

Powered by Community Server, by Telligent Systems